mirror of
https://github.com/RTimothyEdwards/netgen.git
synced 2026-08-29 01:14:24 +02:00
Tim Edwards
0556abf3c1
without netgen noticing---this behavior got broken by an exception for "black box" circuits, but failed to check if the circuit really was marked as a "black box" or not. Fixing that revealed another issue with verilog implicit pins. Both issues have now been corrected.
2 lines
8 B
Plaintext
2 lines
8 B
Plaintext
1.5.183
|