luke
/
klayout
mirror of https://github.com/KLayout/klayout.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Updated tests

This commit is contained in:
Matthias Koefferlein 2019-07-12 00:22:45 +02:00
parent d109a22cf5
commit ca6d05d3c1
2 changed files with 19 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
testdata/algo/l2n_writer_au_2_abs.txt vendored
View File

@ -112,6 +112,9 @@ device(D$NMOS$1 NMOS
# Circuits are the hierarchical building blocks of the netlist.
circuit(INV2
# Circuit boundary
rect(-1700 -1640 1400 4580)
# Nets with their geometries
net(1
rect(nwell -1400 1800 1400 4580)
@ -252,6 +255,9 @@ circuit(INV2
)
circuit(INV2PAIR
# Circuit boundary
rect(0 -840 5740 5380)
# Nets with their geometries
net(1 name(BULK))
net(2
@ -334,6 +340,9 @@ circuit(INV2PAIR
)
circuit(RINGO
# Circuit boundary
rect(-1720 -1640 25160 4580)
# Nets with their geometries
net(1 name(FB)
rect(diff_cont 22850 2490 23070 2710)

20
testdata/ruby/dbNetlistCompare.rb vendored
View File

@ -763,10 +763,10 @@ match_devices $1 $2
end_circuit INV INVB MATCH
begin_circuit TOP TOP
match_nets OUT OUT
match_nets VDD VDD
match_nets IN IN
match_nets VSS VSS
match_nets INT INT
match_nets IN IN
match_nets VDD VDD
match_pins $0 $2
match_pins $1 $0
match_pins $2 $1
@ -839,12 +839,12 @@ match_devices $3 $3
match_devices $4 $4
end_circuit NAND NAND MATCH
begin_circuit TOP TOP
match_nets IN2 IN2
match_nets INT INT
match_nets IN1 IN1
match_nets OUT OUT
match_nets VDD VDD
match_nets VSS VSS
match_nets VDD VDD
match_nets INT INT
match_nets IN2 IN2
match_nets IN1 IN1
match_pins $0 $0
match_pins $1 $1
match_pins $2 $2
@ -883,12 +883,12 @@ match_devices $3 $3
match_devices $4 $4
end_circuit NAND NAND MATCH
begin_circuit TOP TOP
match_nets IN2 IN2
match_nets INT INT
match_nets IN1 IN1
match_nets OUT OUT
match_nets VDD VDD
match_nets VSS VSS
match_nets VDD VDD
match_nets INT INT
match_nets IN2 IN2
match_nets IN1 IN1
match_pins $0 $0
match_pins $1 $1
match_pins $2 $2