luke/klayout
1
0
Fork 0
mirror of https://github.com/KLayout/klayout.git synced 2026-08-22 14:07:15 +02:00
Code Issues Packages Projects Releases Wiki Activity

Some enhancements for netlist extraction and writer

Browse Source 
* Spice writer can now be configure to skip the debug
  comments
* < and > are allowed chars in spice names now
* global net names have second prio over labels now
This commit is contained in:
Matthias Koefferlein
2019-05-31 00:11:28 +02:00
parent 98207cb454
commit c684633dd6
22 changed files with 131 additions and 95 deletions
Download Patch File Download Diff File Expand all files Collapse all files
testdata/algo/device_extract_au1_flat.gds
Vendored
BIN
View File
Binary file not shown.
testdata/algo/device_extract_au1_implicit_nets.gds
Vendored
BIN
View File
Binary file not shown.
testdata/algo/device_extract_au3_with_rec_nets.gds
Vendored
BIN
View File
Binary file not shown.
testdata/algo/device_extract_au4_with_rec_nets.gds
Vendored
BIN
View File
Binary file not shown.
testdata/algo/device_extract_au5_with_rec_nets.gds
Vendored
BIN
View File
Binary file not shown.
testdata/algo/l2n_reader_au_2.gds
Vendored
BIN
View File
Binary file not shown.
testdata/algo/l2n_writer_au_2.gds
Vendored
BIN
View File
Binary file not shown.
testdata/algo/l2n_writer_au_2.txt
Vendored
+2 -2
View File
@@ -425,7 +425,7 @@ circuit(RINGO
rect(metal1 (-360 -760) (360 760))
rect(metal2_lbl (-21301 -381) (2 2))
)
net(4 name('BULK,VSS')
net(4 name(VSS)
rect(diff_cont (7810 -310) (220 220))
rect(diff_cont (-220 180) (220 220))
rect(diff_cont (-220 -220) (220 220))
@@ -527,7 +527,7 @@ circuit(RINGO
pin(1 name(FB))
pin(2 name(OSC))
pin(3 name(VDD))
pin(4 name('BULK,VSS'))
pin(4 name(VSS))
# Subcircuits and their connections
circuit(1 INV2PAIR location(19420 -800)
testdata/algo/l2n_writer_au_2_abs.txt
Vendored
+2 -2
View File
@@ -428,7 +428,7 @@ circuit(RINGO
rect(metal1 20940 2420 21300 3180)
rect(metal2_lbl -1 2799 1 2801)
)
net(4 name('BULK,VSS')
net(4 name(VSS)
rect(diff_cont 7810 -310 8030 -90)
rect(diff_cont 7810 90 8030 310)
rect(diff_cont 7810 90 8030 310)
@@ -530,7 +530,7 @@ circuit(RINGO
pin(1 name(FB))
pin(2 name(OSC))
pin(3 name(VDD))
pin(4 name('BULK,VSS'))
pin(4 name(VSS))
# Subcircuits and their connections
circuit(1 INV2PAIR location(19420 -800)
testdata/algo/l2n_writer_au_2s.txt
Vendored
+2 -2
View File
@@ -390,7 +390,7 @@ X(RINGO
R(metal1 (-360 -760) (360 760))
R(metal2_lbl (-21301 -381) (2 2))
)
N(4 I('BULK,VSS')
N(4 I(VSS)
R(diff_cont (7810 -310) (220 220))
R(diff_cont (-220 180) (220 220))
R(diff_cont (-220 -220) (220 220))
@@ -490,7 +490,7 @@ X(RINGO
P(1 I(FB))
P(2 I(OSC))
P(3 I(VDD))
P(4 I('BULK,VSS'))
P(4 I(VSS))
X(1 INV2PAIR Y(19420 -800)
P(0 4)
P(1 1)
testdata/algo/lvs_test1_au.lvsdb
Vendored
+4 -4
View File
@@ -532,7 +532,7 @@ layout(
rect(metal1 (-360 -1560) (360 1560))
rect(metal2_lbl (-21301 -1181) (2 2))
)
net(4 name('BULK,VSS')
net(4 name(VSS)
rect(diff_cont (7810 90) (220 220))
rect(diff_cont (-220 -620) (220 220))
rect(diff_cont (-220 -620) (220 220))
@@ -722,7 +722,7 @@ layout(
pin(1 name(FB))
pin(2 name(OSC))
pin(3 name(VDD))
pin(4 name('BULK,VSS'))
pin(4 name(VSS))
# Subcircuits and their connections
circuit(1 INV2PAIR location(19420 -800)
@@ -973,14 +973,14 @@ xref(
net(6 5 match)
net(7 8 match)
net(8 7 match)
net(4 4 match)
net(1 1 match)
net(2 2 match)
net(3 3 match)
pin(3 3 match)
net(4 4 match)
pin(0 0 match)
pin(1 1 match)
pin(2 2 match)
pin(3 3 match)
circuit(1 1 match)
circuit(2 2 match)
circuit(3 3 match)
testdata/algo/lvs_test1b_au.lvsdb
Vendored
+4 -4
View File
@@ -532,7 +532,7 @@ layout(
rect(metal1 (-360 -1560) (360 1560))
rect(metal2_lbl (-21301 -1181) (2 2))
)
net(4 name('BULK,VSS')
net(4 name(VSS)
rect(diff_cont (7810 90) (220 220))
rect(diff_cont (-220 -620) (220 220))
rect(diff_cont (-220 -620) (220 220))
@@ -722,7 +722,7 @@ layout(
pin(1 name(FB))
pin(2 name(OSC))
pin(3 name(VDD))
pin(4 name('BULK,VSS'))
pin(4 name(VSS))
# Subcircuits and their connections
circuit(1 INV2PAIR location(19420 -800)
@@ -973,14 +973,14 @@ xref(
net(6 5 match)
net(7 8 match)
net(8 7 match)
net(4 4 match)
net(1 1 match)
net(2 2 match)
net(3 3 match)
pin(3 3 match)
net(4 4 match)
pin(0 0 match)
pin(1 1 match)
pin(2 2 match)
pin(3 3 match)
circuit(1 1 match)
circuit(2 2 match)
circuit(3 3 match)
testdata/algo/lvs_test2_au.lvsdb
Vendored
+2 -2
View File
@@ -532,7 +532,7 @@ layout(
rect(metal1 (-360 -1560) (360 1560))
rect(metal2_lbl (-21301 -1181) (2 2))
)
net(4 name('BULK,VSS')
net(4 name(VSS)
rect(diff_cont (7810 90) (220 220))
rect(diff_cont (-220 -620) (220 220))
rect(diff_cont (-220 -620) (220 220))
@@ -722,7 +722,7 @@ layout(
pin(1 name(FB))
pin(2 name(OSC))
pin(3 name(VDD))
pin(4 name('BULK,VSS'))
pin(4 name(VSS))
# Subcircuits and their connections
circuit(1 INV2PAIR location(19420 -800)
testdata/algo/lvs_test2b_au.lvsdb
Vendored
+2 -2
View File
@@ -532,7 +532,7 @@ layout(
rect(metal1 (-360 -1560) (360 1560))
rect(metal2_lbl (-21301 -1181) (2 2))
)
net(4 name('BULK,VSS')
net(4 name(VSS)
rect(diff_cont (7810 90) (220 220))
rect(diff_cont (-220 -620) (220 220))
rect(diff_cont (-220 -620) (220 220))
@@ -722,7 +722,7 @@ layout(
pin(1 name(FB))
pin(2 name(OSC))
pin(3 name(VDD))
pin(4 name('BULK,VSS'))
pin(4 name(VSS))
# Subcircuits and their connections
circuit(1 INV2PAIR location(19420 -800)