mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-22 05:47:31 +02:00
Stephen Williams
cea237b407
By adding ivtest to the iverilog source tree, it is easier to keep the regression test synchronized with the source that is being tested. This should be especially helpful for PRs that add a new feature, and have a matching ivtest PR with the regression test for that feature.
21 lines
442 B
Verilog
21 lines
442 B
Verilog
/*
|
|
* This test is from PR#556.
|
|
*
|
|
* The output should generate signed and unsigned values
|
|
* from -256 to 256. Also, since the $random sequence is
|
|
* repeatable, it should generate the *same* seqnence
|
|
* every time the program is run.
|
|
*/
|
|
module test_ran;
|
|
integer i,j;
|
|
initial
|
|
begin
|
|
for (j=0;j<256;j=j+1)
|
|
begin
|
|
i = $random % 256;
|
|
$display ("The random number is %d",i);
|
|
end
|
|
$finish(0);
|
|
end
|
|
endmodule
|