mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-08 12:23:32 +02:00
mjoekhan
e628e6c8c5
Add integral sum() and product() reductions, including expression forms, for queues, dynamic arrays, and class properties. Split from steveicarus/iverilog#1330 (part 05/6).
29 lines
411 B
Verilog
29 lines
411 B
Verilog
// Regression: queue sum() reduction (integral).
|
|
|
|
module top;
|
|
|
|
bit failed = 0;
|
|
|
|
`define CHK(cond) \
|
|
if (!(cond)) begin \
|
|
$display("FAILED line %0d", `__LINE__); \
|
|
failed = 1; \
|
|
end
|
|
|
|
int q[$];
|
|
int s;
|
|
|
|
initial begin
|
|
q = '{};
|
|
s = q.sum();
|
|
`CHK(s === 0);
|
|
|
|
q = '{4, 7, 2};
|
|
s = q.sum();
|
|
`CHK(s === 13);
|
|
|
|
if (!failed)
|
|
$display("PASSED");
|
|
end
|
|
endmodule
|