mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-07 11:51:38 +02:00
mjoekhan
afe849249c
Add ordering methods for queues and dynamic arrays. Update ivtest gold files for always_*_warn, br1005, and br_gh710b LXT per review. Split from steveicarus/iverilog#1330 (part 06/6).
32 lines
514 B
Verilog
32 lines
514 B
Verilog
// Regression: queue reverse() ordering method.
|
|
|
|
module top;
|
|
|
|
bit failed = 0;
|
|
|
|
`define CHK(cond) \
|
|
if (!(cond)) begin \
|
|
$display("FAILED line %0d", `__LINE__); \
|
|
failed = 1; \
|
|
end
|
|
|
|
int q[$];
|
|
|
|
initial begin
|
|
q = '{1, 2, 3, 4};
|
|
q.reverse();
|
|
`CHK(q[0] === 4 && q[1] === 3 && q[2] === 2 && q[3] === 1);
|
|
|
|
q = '{99};
|
|
q.reverse();
|
|
`CHK(q[0] === 99);
|
|
|
|
q.delete();
|
|
q.reverse();
|
|
`CHK(q.size() === 0);
|
|
|
|
if (!failed)
|
|
$display("PASSED");
|
|
end
|
|
endmodule
|