iverilog/ivtest/ivltests/sv_declaration_after_null_s...

11 lines
137 B
Verilog

// Check that a declaration after a null statement is rejected.
module test;
initial begin
;
integer value;
end
endmodule