iverilog/ivtest/ivltests/sv_block_prefix_name_diff_f...

7 lines
132 B
Verilog

// Check that different prefix and post-begin labels are rejected.
module test;
initial LABEL_A: begin : LABEL_B
end
endmodule