luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/br_gh1087b.v

9 lines
83 B
Verilog
Raw Blame History

module test();
wire bool [7:0] b;
assign b = 8'h11;
assign b = 8'h22;
endmodule
Reference in New Issue View Git Blame Copy Permalink