iverilog/ivtest/fpga_tests/ge2.v

6 lines
112 B
Verilog

module ge2(output wire out, input wire [1:0] A, input wire [1:0] B);
assign out = A >= B;
endmodule // ge2