luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/pr3078759.v

7 lines
99 B
Verilog
Raw Blame History

module top;
specify
specparam s_int = -1;
specparam s_real = -1.0;
endspecify
endmodule
Reference in New Issue View Git Blame Copy Permalink