iverilog/ivtest/ivltests/pr2456943.v

9 lines
133 B
Verilog

module top;
wire real test;
initial begin
if (test != 0.0) $display("FAILED");
else $display("PASSED");
end
endmodule