iverilog/ivtest/ivltests/pr2248925.v

11 lines
103 B
Verilog

module bug();
time t1;
initial begin
t1 = 1000;
$display("%0d", t1 + 1000 - 500);
end
endmodule