iverilog/tgt-vvp
Andrew Stevens 9b3d20239a Extend VPI and build to for SIMetrix cosimulation
Added: basic vpiPort VPI Objects for vpiModulkes
    vpiDirection, vpiPortIndex,   vpiName, vpiSize attributes

   Since ports do not exist as net-like entities (nets either side
   module instance boundaries are in effect connect directly in
   the language front-ends internal representation) the port information
   is effectively just meta-data passed through t-dll  interface and
   output as a additional annotation of module scopes in vvp.

Added: vpiLocalParam attribute for vpiParameter VPI objects

Added: support build for 32-bit target on 64-bit host (--with-m32
   option to configure.in and minor tweaks to Makefiles and systemc-vpi).
2012-06-07 08:00:02 -07:00
..
Makefile.in Update the Makefiles to use more override able values. 2012-01-02 10:27:38 -08:00
README.txt tgt-vvp generates code that skips nets as inputs. 2001-08-10 00:40:45 +00:00
draw_enum.c Add more support for signed enumerations in SV. 2011-09-25 09:56:02 -07:00
draw_mux.c Revert bad merge from vhdl branch 2010-10-02 11:02:27 -07:00
draw_net_input.c Improved behaviour of tranif when control is 'x' or 'z'. 2012-04-27 17:08:38 -07:00
draw_switch.c Fix for pr3499807. 2012-03-12 09:03:53 -07:00
draw_ufunc.c Add support for tracing procedural statements. 2011-03-01 18:45:29 -08:00
draw_vpi.c Better VPI reference to part of array word. 2012-01-10 18:22:52 -08:00
eval_bool.c Add support for tracing procedural statements. 2011-03-01 18:45:29 -08:00
eval_expr.c Remove some MinGW32-w64 compile warnings. 2012-01-05 17:26:08 -08:00
eval_real.c Remove some MinGW32-w64 compile warnings. 2012-01-05 17:26:08 -08:00
modpath.c Make ivl_alloc.h the last include so it doesn't effect any system includes. 2010-11-02 10:51:57 -07:00
stmt_assign.c Fix compressed assign to memory word. 2011-12-18 17:56:41 -08:00
vector.c Fix shadow warnings found on OpenBSD. 2010-05-28 07:03:02 -07:00
vvp-s.conf.in Remove redundant back-end selections. 2008-09-07 16:43:54 -07:00
vvp.c Remove some cppcheck warnings. 2011-05-07 11:40:16 -07:00
vvp.conf.in Remove redundant back-end selections. 2008-09-07 16:43:54 -07:00
vvp_config.h.in Remove malloc.h support and for C++ files use <c...> include files. 2010-06-01 08:56:30 -07:00
vvp_priv.h Rework vvp code generator for compressed assignments 2011-11-28 15:29:53 -08:00
vvp_process.c Implement fork-join_none in vvp. 2012-05-27 18:26:54 -07:00
vvp_scope.c Extend VPI and build to for SIMetrix cosimulation 2012-06-07 08:00:02 -07:00

README.txt

THE VVP TARGET

SYMBOL NAME CONVENTIONS

There are some naming conventions that the vp target uses for
generating symbol names.

* wires and regs

Nets and variables are named V_<full-name> where <full-name> is the
full hierarchical name of the signal.

* Logic devices

Logic devices (and, or, buf, bufz, etc.) are named L_<full_name>. In
this case the symbol is attached to a functor that is the output of
the logic device.


GENERAL FUNCTOR WEB STRUCTURE

The net of gates, signals and resolvers is formed from the input
design. The basic structure is wrapped around the nexus, which is
represented by the ivl_nexus_t.

Each nexus represents a resolved value. The input of the nexus is fed
by a single driver. If the nexus in the design has multiple drivers,
the drivers are first fed into a resolver (or a tree of resolvers) to
form a single output that is the nexus.

The nexus, then, feeds its output to the inputs of other gates, or to
the .net objects in the design.