iverilog/ivtest/ivltests/sv_block_prefix_name_same_f...

7 lines
127 B
Verilog

// Check that matching prefix and post-begin labels are rejected.
module test;
initial LABEL: begin : LABEL
end
endmodule