iverilog/ivtest/ivltests/sv_void_cast_fail3.v

10 lines
125 B
Verilog

// Check that void casting an expression results in an error
module test;
initial begin
void'(1+2);
end
endmodule