iverilog/ivtest/ivltests/sv_macro2.v

10 lines
120 B
Verilog

`define msg(x,y) `"x: `\`"y`\`"`"
module test();
initial begin
$display(`msg(left side,right side));
end
endmodule