luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/pr567.v

5 lines
104 B
Verilog
Raw Blame History

module test;
reg blah [63:0];
initial blah = 0; // This should generate an error message.
endmodule
Reference in New Issue View Git Blame Copy Permalink