iverilog/ivtest/ivltests/pr3366217b.v

7 lines
156 B
Verilog

module top;
// You can't have an under range value (compile time error).
enum bit[1:0] {nega = -1, b , c} val;
initial $display("FAILED");
endmodule