iverilog/ivtest/ivltests/pr3270320.v

18 lines
138 B
Verilog

module bug();
function [7:0] dup;
input [7:0] i;
begin
dup = i;
end
endfunction
wire [7:0] a;
assign a = dup(missing);
endmodule