iverilog/ivtest/ivltests/pr3061015c.v

7 lines
134 B
Verilog

module top;
// This should be a compilation error.
parameter real PARAMB = PARAMB + 1.0;
initial $display("FAILED");
endmodule