iverilog/ivtest/ivltests/pr3061015a.v

7 lines
127 B
Verilog

module top;
// This should be a compilation error.
parameter PARAMB = PARAMB + 6;
initial $display("FAILED");
endmodule