luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/pr2877564.v

7 lines
87 B
Verilog
Raw Blame History

module testbench;
foo #(ASDF) bar();
endmodule
module foo #(parameter A=1);
endmodule
Reference in New Issue View Git Blame Copy Permalink