luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/pr2395378c.v

4 lines
63 B
Verilog
Raw Blame History

module top;
not(strong0, highz1) #1 sclbuf0(iscl);
endmodule
Reference in New Issue View Git Blame Copy Permalink