iverilog/ivtest/ivltests/pr2257003.v

19 lines
257 B
Verilog

module inner ();
initial
a.dump;
endmodule
module outer ();
inner i ();
generate
begin : a
task dump;
begin
$display ("PASSED");
end
endtask
end
endgenerate
endmodule