iverilog/ivtest/ivltests/pr1963962.v

10 lines
141 B
Verilog

module top;
reg [256*8:1] name;
initial begin
name = "work/dumptest";
$dumpfile({name, ".vcd"});
$dumpvars;
end
endmodule