luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/pr1792152.v

5 lines
78 B
Verilog
Raw Blame History

module top;
parameter value = (1:2:3);
initial $display(value);
endmodule
Reference in New Issue View Git Blame Copy Permalink