iverilog/ivtest/ivltests/pr1752823a.v

11 lines
154 B
Verilog

module top;
real zero, mzero;
initial begin
zero = 0.0;
mzero = -1.0 * zero;
$display("+0=%f and -0=%f.", zero, mzero);
end
endmodule