iverilog/ivtest/ivltests/pr1601896.v

11 lines
115 B
Verilog

module test;
initial
begin
if(2)
$display("PASSED");
else
$display("FAILED");
end
endmodule