iverilog/ivtest/ivltests/parameter_omit_invalid1.v

9 lines
181 B
Verilog

// Check that implicit type in a parameter port list without `parameter`
// generates an error.
module test #([7:0] A = 1);
initial begin
$display("FAILED");
end
endmodule