luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/no_timescale_in_module.v

5 lines
60 B
Verilog
Raw Blame History

`timescale 1ns/1ps
module top;
`timescale 1us/1ns
endmodule
Reference in New Issue View Git Blame Copy Permalink