iverilog/ivtest/ivltests/named_begin_fail.v

6 lines
95 B
Verilog

module top;
initial begin : named_begin
$display("FAILED");
end : wrong_name
endmodule