luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/named_begin.v

6 lines
96 B
Verilog
Raw Blame History

module top;
initial begin : named_begin
$display("PASSED");
end : named_begin
endmodule
Reference in New Issue View Git Blame Copy Permalink