iverilog/ivtest/ivltests/module_nonansi_fail13.v

9 lines
200 B
Verilog

// Check that declaring multiple non-ANSI module output ports with an explicit
// type is an error. Even if the types are the same.
module test(x);
output integer x;
output integer x;
endmodule