iverilog/ivtest/ivltests/module_nonansi_fail1.v

8 lines
180 B
Verilog

// Check that declaring multiple non-ANSI module ports with the same name is an
// error. Even if they both have an implicit type.
module test(x);
input x;
input x;
endmodule