luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/comment1.v

6 lines
77 B
Verilog
Raw Blame History

/* )* */
/* (* /* *) */
module test();
initial $display("PASSED");
endmodule
Reference in New Issue View Git Blame Copy Permalink