iverilog/ivtest/ivltests/clog2-signal.v

10 lines
145 B
Verilog

module top;
integer in;
initial begin
in = 2;
if ($clog2(in) != 1) $display("FAILED");
else $display("PASSED");
end
endmodule