iverilog/ivtest/ivltests/check_constant_1.v

8 lines
77 B
Verilog

module top_module();
integer Value1;
parameter Value2 = Value1;
endmodule