luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/check_constant_1.v

8 lines
77 B
Verilog
Raw Blame History

module top_module();
integer Value1;
parameter Value2 = Value1;
endmodule
Reference in New Issue View Git Blame Copy Permalink