luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/br_gh4a.v

10 lines
96 B
Verilog
Raw Blame History

module test;
initial fork
reg a;
a = 1'b0;
$display("PASSED");
join
endmodule
Reference in New Issue View Git Blame Copy Permalink