iverilog/ivtest/ivltests/br_gh435.v

11 lines
130 B
Verilog

`define display_passed \
initial begin // comment \
$display("PASSED"); \
end
module test();
`display_passed
endmodule