iverilog/ivtest/ivltests/br_gh386c.v

10 lines
110 B
Verilog

module test();
typedef enum { a, b, c } enum_type;
enum_type enum_value;
assign enum_value = 1;
endmodule