iverilog/ivtest/ivltests/br967.v

17 lines
212 B
Verilog

module test();
integer count = 0;
initial begin
repeat (10.4) begin
count = count + 1;
$display(count);
end
if (count === 10)
$display("PASSED");
else
$display("FAILED");
end
endmodule