iverilog/ivtest/ivltests/br961a.v

15 lines
141 B
Verilog

// Check the compiler fails gracefully
module test;
function [w-1:0] copy;
input [w-1:0] z;
begin
copy = z;
end
endfunction
endmodule