iverilog/ivtest/ivltests/automatic_error6.v

16 lines
134 B
Verilog

module automatic_error();
reg global;
task automatic auto_task;
reg local;
begin:block
deassign local;
end
endtask
endmodule