iverilog/ivtest/ivltests/always_comb_fail3.v

12 lines
141 B
Verilog

module top;
reg q, d;
event foo;
always_comb begin
@foo q = d;
end
initial $display("Expected compile failure!");
endmodule