26 lines
560 B
Verilog
Executable File
26 lines
560 B
Verilog
Executable File
module main;
|
|
|
|
reg [7:0] val;
|
|
|
|
ornor7 dut (.O_OR(o_or), .O_NOR(o_nor),
|
|
.I0(val[0]), .I1(val[1]), .I2(val[2]), .I3(val[3]),
|
|
.I4(val[4]), .I5(val[5]), .I6(val[6]));
|
|
|
|
initial begin
|
|
for (val = 0 ; val[7] == 0 ; val = val+1) begin
|
|
#1 if (o_or !== |val[6:0]) begin
|
|
$display("FAILED -- |%b --> %b", val[6:0], o_or);
|
|
$finish;
|
|
end
|
|
|
|
if (o_nor !== ~|val[6:0]) begin
|
|
$display("FAILED -- ~|%b --> %b", val[6:0], o_nor);
|
|
$finish;
|
|
end
|
|
end
|
|
|
|
$display("PASSED");
|
|
end // initial begin
|
|
|
|
endmodule // main
|