luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/fpga_tests/onehot16.v

6 lines
97 B
Verilog
Raw Blame History

module onehot16(output wire [15:0] out, input wire [3:0] A);
assign out = 1 << A;
endmodule
Reference in New Issue View Git Blame Copy Permalink