mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 06:33:02 +02:00
2 lines
32 B
Verilog
2 lines
32 B
Verilog
`include "vpi/nextsimtime_cb.v"
|