mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-07 11:51:38 +02:00
Lars-Peter Clausen
e2008c9c0e
Check that nested object properties of different types are supported as lvalues. Signed-off-by: Lars-Peter Clausen <[email protected]>
41 lines
612 B
Verilog
41 lines
612 B
Verilog
// Check that nested dynamic array typed class properties can be used as
|
|
// lvalues.
|
|
|
|
module test;
|
|
|
|
bit failed = 1'b0;
|
|
|
|
`define check(val, exp) do \
|
|
if (val !== exp) begin \
|
|
$display("FAILED(%0d). '%s' expected %0d, got %0d", `__LINE__, `"val`", exp, val); \
|
|
failed = 1'b1; \
|
|
end \
|
|
while(0)
|
|
|
|
class C;
|
|
C c;
|
|
int d[];
|
|
endclass
|
|
|
|
initial begin
|
|
C c1, c2;
|
|
int d[];
|
|
|
|
c1 = new;
|
|
c1.c = new;
|
|
c2 = c1.c;
|
|
|
|
d = new[2];
|
|
d[0] = 10;
|
|
c1.c.d = d;
|
|
|
|
d = c2.d;
|
|
`check(d[0], 10);
|
|
|
|
if (!failed) begin
|
|
$display("PASSED");
|
|
end
|
|
end
|
|
|
|
endmodule
|