mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 08:25:32 +02:00
Lars-Peter Clausen
6ffb4b9a3a
Check that string literals can be assigned to byte arrays. Check that invalid target array types are reported as errors. Signed-off-by: Lars-Peter Clausen <[email protected]>
9 lines
212 B
Verilog
9 lines
212 B
Verilog
// Check that string literals cannot be assigned to unpacked arrays whose
|
|
// element type is wider than 8 bits.
|
|
|
|
module test;
|
|
|
|
bit [8:0] value [0:3] = "AB"; // Error: target element type is too wide
|
|
|
|
endmodule
|